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Detailed fabrication and packaging procedure
The detailed fabrication procedure to integrate the CMOS chip with the PDMS microfluidics channels is given below. As shown in Fig. S1 , the finished packaged system is composed of two PDMS layers: a top microfluidic layer and a bottom CMOS layer.
Step 1-4 are for fabricating the CMOS layer, and step 5-7 are for the microfluidic layer.
Step 1, Patterned SU8 master molds are fabricated on 3 inch silicon wafers using i-line photolithography. These patterns are designed using AutoCAD. The microfluidic patterns need to match the CMOS design layout for pads interconnection and fluid sample delivery. This layout is used to fabricate a photomask, which is then used to fabricate an SU8 mold on a silicon wafer.
Step 2, PDMS prepolymer (RTV 615 A:B ratio 1:10) is poured onto the mold and degassed in a vacuum chamber. The prepolymer is then partially cured in an 80 o C convection oven for 30 minutes.
Step 3, The partially cured PDMS is peeled off from the mold (treated with Trimethylchlorosilane (TMCS) beforehand for easy release).
Step 4, Liquid inlet and outlet ports are punched through the whole layer with a 0.75mm biopsy punch.
Step 5, The CMOS die is placed on a flat silicon wafer. The front side of the CMOS chip needs to be at the bottom and in contact with the silicon wafer. A small 5psi pressure is applied to the back side of the CMOS die by using a blunt needle fixed on a translational stage (Fig. S2) .
Step 6, Previously degassed PDMS prepolymer is poured onto the CMOS die. While adding the prepolymer, a small pressure (5psi) needs to be applied on the top of the CMOS die to prevent prepolymer leakage under the chip. The prepolymer is then partially cured at 80 o C for 30 minutes.
Step 7, The partially cured PDMS is peeled off from the Si wafer, and the CMOS chip is embedded inside the PDMS layer with its active surface still exposed for microfluidic access.
Step 8, Finally the two PDMS layers are treated with oxygen or air plasma and aligned under a microscope to form a permanent bond. Experimental setup and data processing for magnetic nanoparticle detection Fig. S4 shows the experimental setup for magnetic nanoparticle detection. A polarization magnetic field was applied by a Helmholtz coil. This is an alternative magnetic field at 10kHz and, therefore, the output single V out is also at 10kHz. Vout was sampled and processed using MATLAB through an audio input interface. To process the signal, V out was sampled at a 9.6Ms/s sampling rate. The raw data was then Fourier transformed into the frequency domain using FFT's. Now, one can see that the target signal is at 10kHz. The final step of signal processing is to find the magnitude of the target signal at 10KHz, and plot the magnitude of each sample frame in the time domain. Each sample frame has a 0.1second duration. By plotting the magnitude of each sample frame in the time domain, a track of the signal magnitude can be captured as shown in Fig. 4b . Therefore, this timevarying record of signal magnitudes can be used to monitor the magnetic field change on the CMOS MAGFET sensor surface. 
Resistance characterization of liquid metal filled microfluidic channels
We used a four-point probe setup to characterize the electrical resistance of the liquid metal filled PDMS microfluidic channels with different cross-sectional dimensions. 10µm high channels with two different widths were used. Figure S5a shows the measurement results. The inferred resistivity of Galinstan from these measurements is (2.85±0.09)×10
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Ω·m, which agrees well with the reported data in the literature 1 but smaller than the value given by the manufacturer 2 .
We also tested the stability of the resistance in PDMS package at room temperature in air. Figure S5b shows the resistance fluctuations of a 9.2mm long 10µm by 50µm channel filled with Galinstan during a period of one week. The observed resistance fluctuation is less than 0.8%. Gallium is well known to attack other metals such as Aluminum 3 . This was a serious concern when we first started using
Galinstan as CMOS interconnects since many CMOS contact pads are made of Aluminum. However, the corrosion of Gallium on Aluminum is a purely physical effect (Aluminum dissolving in Gallium) and the two metals form an alloy, which doesn't affect the electrical conductivity significantly 3 . Previous study also showed that Copper appears to be resistant to attack by Gallium at
. In addition, Gallium does not attack Tungsten, a common Via material used in many CMOS processes 3 . Even after two weeks of contact with Galinstan and repeated testing under bending conditions, the CMOS die we used remained fully functional. Another concern is the quick oxidation of Gallium in air forming a thin Gallium Oxide layer 6 which may introduce additional capacitance at the contact pads affecting the AC performance of the circuits. In our demonstrated experiments, we used only low frequency modulations (10kHz) and we didn't observe any performance degradation so far. However, the contact impedance between Galinstan and CMOS pads remains an important and unexplored area which requires more studies in the future. Finally, the properties, safety and handling techniques of Galinstan and Gallium alloy liquid metals are scattered in the literature and sometimes difficult to find. Therefore, we have compiled a list of useful references [1] [2] [3] [4] [5] [6] on the properties and handling of Gallium alloys below. In particular, spilled Galinstan can be easily cleaned with 5% HCl or NaOH in water 5, 6 .
Figure S5 | Measured resistances of liquid metal filled PDMS microfluidic channels.
